Simple AXI bus Design using Verilog HDL

Files Included :

1 - Introduction.mp4 (22.48 MB)
MP4
2 - AMBA introduction.mp4 (6.3 MB)
MP4
3 - Comparision between AHB AXI APB.mp4 (12.86 MB)
MP4
10 - Read process Timing diagram.mp4 (15.09 MB)
MP4
11 - Dependencies between channel handshake signals.mp4 (10.92 MB)
MP4
4 - Introduction to AXI.mp4 (6.06 MB)
MP4
5 - AXI channel Architecture of Readwrites.mp4 (17.56 MB)
MP4
6 - AXI signals.mp4 (12 MB)
MP4
7 - Handshaking signals.mp4 (11.96 MB)
MP4
8 - Signal Diagram.mp4 (19.97 MB)
MP4
9 - Write process Timing diagram.mp4 (12.06 MB)
MP4
12 - AXI state machine for write read.mp4 (2.4 MB)
MP4
13 - AXI MasterSlave Block diagram and Writeread process.mp4 (11.08 MB)
MP4
14 - Design of AXI bus using verilog HDL write process.mp4 (279.37 MB)
MP4
15 - Design of AXI bus using verilog HDL Read process.mp4 (123.29 MB)
MP4
16 - AXI master slave.mp4 (12.81 MB)
MP4
17 - Test bench simulation.mp4 (19 MB)
MP4